

Chameleon: Reactive Task Migration for Hybrid MPI + OpenMP Applications

Jannis Klinkenberg Chair for High Performance Computing, RWTH Aachen University

Project Partner:











http://www.chameleon-hpc.org/

Chameleon – Project Overview

Chameleon

- 5th BMBF HPC call
- Runtime: 01.04.2017 31.03.2020

Partner

– LMU Munich

Chair for Communication Systems and System Programming Dr. Karl Fürlinger

- RWTH Aachen University

Chair for High Performance Computing, IT Center

Dr. Christian Terboven, Jannis Klinkenberg

- TU Munich

Department of Informatics Prof. Dr. Michael Bader, Philipp Samfaß

Goals

2

 Developing a task-based programming environment based and with extensions for MPI and OpenMP (ease integration into existing applications)

Hiah

Performance

Enable applications to react on dynamically changing execution environment



3

Many of todays HPC applications developed with bulk synchronous setup (e.g. MPI + OpenMP)

- Very efficient for bulk synchronous solutions
 - static partitioned domains
 - homogeneous environment



Hiah

Performance

Computing



4

Is about to change for current and future HPC systems

- Increasing heterogeneity of systems
 - Complex memory hierarchies (HBM, non volatile memory, DRAM, ...)
 - Heterogeneous compute units
- Dynamic adjustment and control based on thermal conditions, ...
 - Might affect performance
 - Example: Turbo-Boost mode of modern CPUs



liat

Performance

Computing

Chameleon: Reactive Task Migration for Hybrid MPI+OpenMP Applications Gauß-Allianz - HPC Status Conference October 18th, 2019 Jannis Klinkenberg



Dynamic Variability

5

Dynamic variability caused by application

- Example: Iterative algorithms with adaptive mesh refinement (AMR), particle simulations, where workload changes over time
- Showcase application: sam(oa)²
 - Finite-Element and Finite-Volume simulations of dynamic adaptive meshes
 - Space Filling Curves (SFC) and Adaptive Meshes for Oceanic And Other Applications (Tohoku Tsunami 2011)
 - Developed at TU Munich
- Depending on situation either refinement or coarsening of cell / section
- Might result in load imbalance after each iteration (intra <u>and</u> inter node)



Performance



• Extend OpenMP tasking / target concept

> Shared memory:

Distributed memory:

Task-to-data affinity (reported in previous talks) Proposal integrated into OpenMP 5.0 (Chameleon contribution) Reactive task migration

Performance

Computing

• Migratable task

- Basic unit of work without side effects
- Action + data items (input and/or output)
- Can be executed locally or migrated to another rank



 Based on periodically collected introspection data detect imbalance dynamically at runtime

Result: Rank 0 is significantly slower or has more work

- 2. Migrate tasks and data to Rank 1
- Prioritized execution of migrated tasks at Rank 1 + send back results or outputs
- Desired: Migrate as soon as possible to overlap communication and computation

Chameleon Approach: Migratable Tasks + Self Introspection

Essential Components









Implementation Objectives



Reactivity

Load imbalances or variability can arise on a very short time scale. Inevitable to detect these changes as quickly as possible



Smart decision making

Implementation needs to identify emerging imbalances, decide whether to migrate tasks and select proper victim



Hiding overhead

Migration in distributed memory induces additional overhead. Desired to migrate tasks as soon as possible to overlap communication and computation



Ease of integration

Augmenting existing applications should not require extensive changes or efforts. Solution is based on well established standards MPI and OpenMP

Performance



8

Generalization and modularity

General solution applicable to arbitrary applications. Default behavior with opportunity to customize migration strategy and incorporate domain or application knowledge



Chameleon – Implementation



CHAMELEON: A task-based programming environment for the development of reactive HPC applications

- Reactive task migration library written in C/C++
 - C and Fortran bindings available
 - Based on well established standards MPI and OpenMP
 - Default load specification + migration strategy
 - CHAMELEON Tools Interface
 - Customize / influence load spec. and strategies
 - Incorporate domain / application knowledge

Research questions

- Q1: How do we achieve reactivity and responsiveness?
- Q2: What is an appropriate general load metric that can be used for arbitrary applications?
- Q3: When is it recommended to migrate tasks?
- Q4: How to select proper victims?



Performance



Chameleon – Implementation



CHAMELEON: A task-based programming environment for the development of reactive HPC applications

- Reactive task migration library written in C/C++
 - C and Fortran bindings available
 - Based on well established standards MPI and OpenMP
 - Default load specification + migration strategy
 - CHAMELEON Tools Interface
 - Customize / influence load spec. and strategies
 - Incorporate domain / application knowledge

Research questions

- Q1: How do we achieve reactivity and responsiveness?
- Q2: What is an appropriate general load metric that can be used for arbitrary applications?
- Q3: When is it recommended to migrate tasks?
- Q4: How to select proper victims?





Performance



Implementation – Communication Infrastructure



Chameleon: Reactive Task Migration for Hybrid MPI+OpenMP Applications Gauß-Allianz - HPC Status Conference October 18th, 2019 Jannis Klinkenberg







Selecting Proper Migration Victims

- Initial idea: Migrate to rank with smallest load •
 - Might not be the best choice
 - Can also result in imbalances and overhead



4 ranks with high load •

- Idle rank represents minimum •
- After migration: Rank 2 with load 4 •







Selecting Proper Migration Victims

Sort-based assignment

- Sort data by load & find appropriate counter parts
- Avoids contention and increases overall throughput









Evaluation

Environment: CLAIX (RWTH Aachen University)

- Dual-socket Intel Xeon Broadwell E5-2650v4 nodes
 - 24 cores @ 2.2 GHz
 - 105 W TDP
- Intel Omni-Path interconnect
- Single rank per node + OpenMP thread pinning

• Compilation with Intel C/C++ or Fortran Compiler 19.0.1 and Intel MPI 2018.4

Executed versions

14

- Classic hybrid MPI + OpenMP without any inter-node load balancing (24 Threads)
- Hybrid task migration approach (23 Threads)

HW-induced imbalances	SW-induced imbalances
 Synthetic dense MxM benchmark Each rank has to solve 2400 matrix multiplications Enforced power cap (PC) or frequency changes 	 AMR framework sam(oa)² Variation and Imbalances due to refinement

Hiah

Performance

Computing

Chameleon: Reactive Task Migration for Hybrid MPI+OpenMP Applications Gauß-Allianz - HPC Status Conference October 18th, 2019 Jannis Klinkenberg

Results Experiments – HW-induced Imbalances



With increasing PC varying energy efficiencies visible

Figure 1: Compensating varying energy efficiency of 4 nodes/ranks under an enforced powercap



Task migration is able to dynamically balance the load at runtime

Figure 2: Simulating variations in clock frequency with a single slow rank. Runs have been conducted with 4 nodes/ranks





Hiah

Performance

Computing

Results Experiments – SW-induced Imbalances with sam(oa)²



- Simulated 60 minutes of Tohoku tsunami in 2011
- Reduce degree of imbalance
- Figure 3: Load imbalances between ranks per time step in $sam(oa)^2$ for an application run with 32 nodes/ranks



Figure 4: Strong scaling experiments with Tohoku tsunami in 2011 for complete application. Relative speedup to single node base line

Hiah

Performance

Computing

16 Chameleon: Reactive Task Migration for Hybrid MPI+OpenMP Applications Gauß-Allianz - HPC Status Conference October 18th, 2019 Jannis Klinkenberg

Chameleon

- Reactive MPI+OpenMP task migration for fine-granular load balancing
- Robustness against HW- and work-induced imbalances

Current topics

17

- New reactive concept: Task replication
- Allow dependencies between tasks
- Evaluate different migration strategies, ٠ introspection metrics and applications

https://github.com/chameleon-hpc http://www.chameleon-hpc.org

Code available on GitHub







Backup Slides



Motivation

Ways to tackle load imbalances

- Shared memory
 - Over-decomposition e.g. using OpenMP tasks and task stealing
- Distributed memory
 - Over-decomposition
 - e.g. by using a controller worker pattern to distribute work packages
 - <u>But:</u> Might induce high overhead caused by message and data transfers and requires changing algorithm to new pattern
 - Global repartitioning of data / work
 - Effective predictive technique to ensure proper load balance
 - <u>But:</u> coarse grained, typically exclusive repartition phase and might be too expensive to do that after each iteration
 - Existing frameworks like Charm++, HPX, ...
 - High porting effort

Need a way to dynamically / reactively adapt to changing circumstances

Hiah

Performance

Computing

- i.e. dynamic load balancing between compute nodes



Code Example (Hybrid MxM multiplications)

```
// function that performs MxM
void compute matrix matrix(double *A, double *B, double *C, int mat size);
                                                                                   Task Entry Point
int main()
ł
 void* lit size = *(void**)(&size); // pointer literal representing value of size
  #pragma omp parallel
  £
    #pragma omp for nowait
    for(int i=0; i<num tasks; i++) {</pre>
      double *A = matrices a[i];
     double *B = matrices b[i];
     double *C = matrices c[i];
#if USE OPENMP TARGET CONSTRUCT
      #pragma omp target map(tofrom: C[0:size*size]) map(to: A[0:size*size], B[0:size*size])
     compute matrix matrix(A, B, C, size);
#else // API approach
                                                                                        Task Creation
     map data entry t* args = new map data entry t[4];
     args[0] = map data entry create(A, size*size*sizeof(double), MAPTYPE INPUT);
      args[1] = map data entry create(B, size*size*sizeof(double), MAPTYPE INPUT);
     args[2] = map data entry create(C, size*size*sizeof(double), MAPTYPE OUTPUT);
     args[3] = map data entry create(lit size, sizeof(void*), MAPTYPE INPUT | MAPTYPE LITERAL);
     add task((void *)&compute matrix matrix, 4, args);
#endif
   }
    // trigger execution (In background: introspection + task migration)
   distributed taskwait();
                                                                Task Execution & Termination
  }
  . . .
```

High

Performance

Computing

